Electron detrapping in thin hafnium silicate and nitrided hafnium silicate gate dielectric stacks Appl. Phys. Lett. 100, 023501 (2012) A comprehensive study on the leakage current mechanisms of Pt/SrTiO3/Pt capacitor J. Appl. Phys. 111, 014503 (2012) Accurate evaluation of interface state density in SiC metal-oxide-semiconductor structures using surface potential based on depletion capacitance J. Appl. Phys. 111, 014502 (2012) The origin and consequences of push-pull breakdown in series connected dielectrics Appl. Phys. Lett. 99, 263506 (2011) Coherence in a transmon qubit with epitaxial tunnel junctions Appl. Phys. Lett. 99, 262502 (2011) Additional information on J. Appl. Phys. Metal-ferroelectric-insulator-semiconductor thin-film capacitors with Pb͑Zr 0.6 ,Ti 0.4 ͒O 3 ͑PZT͒ ferroelectric layer and high-k lanthanum oxide ͑La 2 O 3 ͒ insulator layer were fabricated. The outdiffusion of atoms between La 2 O 3 and silicon was examined by the secondary-ion-mass spectroscopy. The size of memory window as a function of PZT annealing temperature was discussed. The maximum memory window saturated to 0.7 V, which is close to the theoretical memory window ⌬W Ϸ 2d f E c Ϸ 0.8 V with higher annealing temperatures above 700°C. The memory window starts to decrease due to charge injection when the sweep voltage is higher than 5 V at 600°C-annealed samples. The C-V flatband voltage shift ͑⌬V FB ͒ as a function of charge injection was characterized in this work. An energy band diagram of the Al/ PZT/ /La 2 O 3 / p-Si system was proposed to explain the memory window and the flatband voltage shift.
I. INTRODUCTION
Ferroelectric memory field-effect transistors with a metal-ferroelectric-insulator-silicon ͑MFIS͒ structure have emerged as promising nonvolatile memory devices. 1 However, before they can be utilized, the electrical properties of MFIS capacitors such as memory window and leakage current need to be better understood. The purpose of the insulator layer in the MFIS structure is to prevent the reaction and interdiffusion between the ferroelectric layer and silicon substrate. The leakage current of MFIS structure is reduced by the buffer insulating layer. Therefore, the retention property can be improved. 2 Before 2001, the insulators used in the MFIS transistors were conventional SiO 2 ͑Ref. 3͒ and highbinary oxides such as CeO 2 , 4 TiO 2 , 5 MgO, 6 Al 2 O 3 , 7 etc. Recently high-lanthanide oxides are used as the insulator layer. 8 Some lanthanide oxides such as La 2 O 3 , Gd 2 O 3 , and Lu 2 O 3 are thermodynamically stable without forming interface layer when in contact with Si. 9, 10 Another key criterion for the selection of high-dielectric is the band offset to Si. A dielectric with wide band offset reduces the conduction current of electrons and holes. Large conduction-band offset for electron is shown at the La 2 O 3 / Si interface than that at the HfO 2 / Si interfaces.
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In this study, Al/ PZT/ La 2 O 3 / Si MFIS thin-film capacitors were successfully fabricated. The thicknesses of Pb͑Zr 0.6 Ti 0.4 ͒O 3 ͑PZT͒ and La 2 O 3 are 160 and 16 nm, respectively. The size of memory window was investigated and measured by the capacitance-voltage ͑C-V͒ curves of MFIS capacitors. It was found that the memory window increases with increasing the annealing temperature. The experimental and the theoretical memory windows of MFIS structures were discussed. The flatband voltage shift due to the effect of charge injection ͑V ci ͒ ͑Ref. 12͒ was also measured. An energy band diagram of the Al/ PZT/ /La 2 O 3 / p-Si system was proposed to explain the memory window and the flatband voltage shift.
II. EXPERIMENT
P-type, 100-orientation, 4-in.-diameter silicon wafers ͑1-10 ⍀ cm͒ were used as the starting material. After standard RCA cleaning, the La 2 O 3 thin films were deposited by radio frequency ͑rf͒ magnetron sputtering in argon ambience at room temperature. The flow rate of argon was 13.5 SCCM ͑SCCM denotes standard cubic centimeter per minute at STP͒. The total pressure during deposition was 23 mTorr. The PZT thin films were also deposited by rf magnetron sputtering. The target was Pb 1.1 ͑Zr 0.6 Ti 0.4 ͒O 3 . The excess Pb was used to compensate volatile PbO. Postdeposition rapid thermal annealing ͑PDA͒ was performed at 600, 700, and 800°C for 60 s in nitrogen with a flow rate of 3000 SCCM. The thickness, refractive index, and energy band gap of La 2 O 3 thin films were measured using an n&k ellipsometer. The crystalline phase of PZT thin films was identified by x-ray diffraction ͑model Shimatsu XD-5͒.
Aluminum was used as the top electrode. The top aluminum electrodes were evaporated and patterned using a wet etching process with H 3 PO 4 . Postmetallization annealing 
III. RESULTS AND DISCUSSION
A. Physical properties
Depth profile
Figures 1͑a͒ and 1͑b͒ show the SIMS profiles of 600°C-annealed and 800°C-annealed PZT/ La 2 O 3 / Si samples, respectively. It is clear that although the depth of outdiffusion of Pb, Zr, and Ti atoms increases with increasing annealing temperature, the outdiffusion of these atoms is still contained within the La 2 O 3 layer even if the annealing temperature is as high as 800°C. Thus, the La 2 O 3 insulator serves as a good barrier layer to suppress Pb diffusion into silicon substrate. The PZT/ La 2 O 3 / Si structure prepared by high temperature annealing after ferroelectric PZT deposition can meet the thermal requirement for complementary metaloxide semiconductor process.
Surface morphology
The surface roughness in Figs. 2͑a͒-2͑c͒ have the postannealing conditions of 600, 700, and 800°C, respectively. The estimated grain sizes and root-mean-square ͑rms͒ surface roughness of PZT/ La 2 O 3 structures are listed in Table I . The grain size increases with increasing annealing temperature while the surface roughness shows different. The value of rms surface roughness slightly decreases with increasing the annealing temperature from 600 to 800°C. It indicates that as the annealing temperature increases, the surface becomes smooth with a larger grain size. Figure 3 shows the C-V hysteresis of the Al/ PZT/ La 2 O 3 / p-Si structure with the sweep voltages from 2 to 10 V. The memory window is defined by the flatband voltage shift ͑⌬V FB ͒ of the C-V curves when the bias voltage swept from accumulation to inversion and back. The clockwise C-V hysteresis implies that the memory window results from ferroelectric polarization. Figure 4 shows the relationship between memory window and sweep voltage for Al/ PZT/ La 2 O 3 / Si capacitors at different annealing temperatures. The memory window reaches a maximum value of 0.6-0.7 V when the sweep voltage is larger than 7 V in the annealing temperatures of 700 and 800°C. The theoretical memory window is ⌬W Ϸ 2d f E C ͑Ref. 13͒ by assuming P r / P s Ϸ 1, 14, 15 where P r and P s are the remanent and spontaneous polarizations, respectively. d f and E C are the PZT thickness and coercive electric field, respectively. The voltage drop across the ferroelectric layer ͑V f ͒ and the insulator layer ͑V i ͒ can be expressed as
B. Electrical properties

Memory window
where d f and d i are the film thicknesses of the ferroelectric and insulator, respectively. f and i are the dielectric constants of the ferroelectric and insulator, respectively. For a PZT thickness if 160 nm, the V f / V i ratio is 160ϫ 14/ 16 ϫ 500～ ϳ 1 : 3. Therefore, the voltage across the PZT layer is given by about one-fourth of the total applied voltage. For an applied voltage of 7 V, 1.75 V is applied across the PZT layer. The electric field across the PZT layer is about 110 kV/cm. From our previous Au/PZT/Pt capacitor result, the remanent polarization and the coercive field under the electric field are 3.5 C / cm 2 and 25 kV/cm, respectively. Thus, the theoretical memory window can be calculated as 2d f E C Ϸ 0.8 V, which is close to the measured memory window of 0.7 V.
The difference between theoretical and measured values is due to charge injection effect. 16 Therefore, the memory window can be rewritten as
where V FB,ci is the flatband voltage shift caused by the charge injection. At the annealing temperature of 600°C, the memory window decreases with increasing sweep voltage and becomes negative when the sweep voltage is larger than 9 V. Thus, the effect of charge injection is more serious at the annealing temperature of 600°C. The charge injection is consistent with the surface roughness measured in this case; that is, the higher rms for surface roughness suggests that the interface between ferroelectric/insulator stacked layer and silicon becomes worse. The other reason for the size of memory window is the ferroelectric electricity. In general, the low crystallization temperature will result in small memory window due to lack of ferroelectric PZT phase. However, at high annealing temperature such as 800°C, extensive crystallization gives the increase in dielectric constant, which means that the charge injection from Si substrate is enhanced. Therefore, the memory window of 800°C is comparable with that of 700°C. Figure 5 shows the memory window with varying the insulator thickness. The effective electric field of the insulator layer can be expressed as
where ox is the dielectric constant for native SiO 2 . It is assumed that there is a very thin native SiO 2 layer at the silicon surface but the thickness of the native SiO 2 layer can be neglected. The effective field of the insulator layer in the thicker ferroelectric layer ͑PZT= 250 nm͒ is comparatively larger and the charge injection effect is larger for the La 2 O 3 insulator with higher electric field. As a result, the memory window becomes more negative for the MFIS capacitors with thicker ͑250 nm͒ PZT. Figure 6 shows the flatband voltage shift with sweep direction swept either from negative or positive bias at different postannealing temperatures. At the annealing temperature of 600°C, the flatband voltage V FB is shifted to the left when the voltage is applied from accumulation to inversion, as shown in Fig. 6͑a͒ . This means that there are oxide trapped charges due to holes in this process. The ⌬V FB decreases with increasing sweep voltages, which means that the trapped holes in the PZT and/or La 2 O 3 layers increased with sweep voltage. For the annealing temperature larger than 700°C, V FB shifted to the left when the voltage applied from accumulation to inversion is reduced. At high annealing temperature of 800°C, Fig. 6͑b͒ shows that the flatband voltage V FB increases with increasing sweep voltage when the swept voltage changes from negative to positive, which indicates that the dominant mechanism is ferroelectric polarization. The effect of charge injection is reduced for the higher annealing temperature.
Flatband voltage shift
Energy band diagram
Figures 7͑a͒ and 7͑b͒ show the energy band diagrams of the Al/ PZT/ La 2 O 3 / Si MFIS structure under negative and positive gate biases, respectively. The energy band gap of La 2 O 3 is 5.5 eV. 9 The La 2 O 3 / Si barrier height for electron was calculated from Schottky emission to be 2.3 eV. 9 An electron affinity of 1.75 eV for La 2 O 3 is obtained. The energy barrier for holes at the La 2 O 3 / Si interface is thus 1.1 eV. When the gate bias is negative, the MFIS capacitor is in accumulation. When the gate bias is large enough, the electrons in the top electrode can be emitted to the PZT layer and could cause the impact ionization in the silicon substrate and electron and hole pairs will be created. This is called the V G Ͻ 0 process in this article. When the gate bias is positive, the MFIS is either in depletion or inversion. When the gate bias is large enough, the electrons in the silicon substrate can be emitted to the PZT layer and/or La 2 O 3 insulator by thermionic emission and trapped in the PZT layer and/or La 2 O 3 insulator. This is called the V G Ͼ 0 process. Due to a large conduction-band offset at the La 2 O 3 / Si interface for electrons, a few electrons can jump this large barrier. The proposed energy band diagram is consistent with our measurement results. 
